Watch The 4th Gen AMD EPYC Genoa “Zen 4” Data Center CPU Unveil Livestream Here - Wccftech

In little than 24 hours, AMD volition beryllium unveiling its next-gen EPYC CPU household codenamed Genoa that utilizes the marque caller Zen 4 halfway architecture.

AMD Is Unveiling Its Next-Gen EPYC Genoa "Zen 4" Data Center CPU Family Today, Tune In & Watch The Livestream Here!

The AMD Zen 4 lineup volition beryllium divided into 3 families, the modular Zen 4 for EPYC Genoa, the Compute Density-Optimized Zen 4C for EPYC Bergamo, and the Cache-Optimized Zen 4 V-Cache wrong the EPYC Genoa-X series. Furthermore, the lineup volition beryllium featuring a cost-optimized and entry-level server offering known arsenic EPYC Siena which volition diagnostic the aforesaid Zen 4 cores but connected an wholly caller level known arsenic SP6 which volition erstwhile again absorption connected optimizing TCO compared to SP5. The lineup volition beryllium branded nether the EPYC 8004 family. We covered the archetypal specs for the Zen 4 server household present already.

Join america Nov. 10 astatine 10am Pacific for “together we advance_data centers”, a livestream premiere to unveil the adjacent procreation of AMD server processors.

🔵Tune successful to the AMD YouTube transmission and motion up for an email reminder. #AMD #TogetherWeAdvance #datacenters

— AMD (@AMD) November 1, 2022

AMD EPYC Genoa "Zen 4" Server CPU Lineup

The modular Zen 4 lineup volition diagnostic up to 12 CCDs, 96 cores, and 192 threads. Each CCD volition travel with 32 MB of L3 cache and 1 MB of L2 cache per core. The EPYC 9004 CPUs volition battalion the latest instructions specified arsenic BFLOAT16, VNNU, AVX-512 (256b information path), addressable representation of 57b/52b, and an updated IOD with an interior AMD Gen3 Infinity Fabric architecture with higher bandwidth (die-to-die interconnect).

The level volition diagnostic enactment for 12 DDR5 channels with up to 4800 Mbps DIMM enactment and see options for 2,4,6,8,10,12 interleaving. Both RDIMM & 3DS RDIMM volition beryllium supported with 2 DIMMs per transmission for up to 6 TB/ capacities per socket (using 256 GB 3DS RDIMMs). There volition beryllium 160 gen 5 lanes disposable connected the 2P platform, 12 PCIe Gen 3 lanes (8 lanes connected 1P), 32 SATA lanes, & 64 IO lanes supporting CXL 1.1+ with bifurcations down to x4 and SDCI (Smart Data Cache Injection).

'AMD's EPYC 9000 "Genoa" CPU lineup for servers is going to connection a immense uplift successful performance. We person already seen a partial 128-core / 256-thread configuration defeating each of the current-gen server chips truthful a 192-core and 384-thread dual-socket configuration is going to shatter immoderate satellite records for sure. The AMD EPYC 9000 Genoa CPU lineup is expected to participate servers by the extremity of this twelvemonth and this volition beryllium acold up of Intel's Sapphire Rapids-SP Xeon lineup which is pushed backmost into aboriginal 2023.

Countdown